On-Chip Ramp Generators for Mixed-Signal BIST and ADC Self-Test
نویسندگان
چکیده
A practical approach to generate on-chip precise and slow analog ramps, intended for time-domain analog testing, monotonicity and histogram-based tests of ADCs is proposed. The technique uses an analog discrete-time adaptive scheme to calibrate the ramp generator. The lowest slope is 0.4 V/ms. Three implementations are presented for different levels of accuracy and complexity. Measurement results show excellent accuracy and programmability, up to only 0.6% of slope error and maximum integral nonlinearity error of 175 V. Experimental and theoretical results are in good agreement.
منابع مشابه
∆∑ Modulation Based On-Chip Ramp Generator for ADC BIST
-Based on ∆∑ modulator, an on-chip analog ramp generator for ADC BIST (Built-in Self Test) is presented. Technique uses the over-sample and ∆∑ noise shaping to generate the on-chip precise analog ramp with the precise control of a calibrator of ramp slope. Moreover, because of over-sample and ∆∑ noise shaping, the design of analog circuits is simplified, and is tolerant to the mismatch of techn...
متن کاملVery Linear Ramp-Generators for High Resolution ADC BIST and Calibration
Two very linear ramp-generator designs are presented. The circuits are to be used in high-resolution ADC built-in-self-test (BIST) and on-chip calibration. The first design is to charge a capacitor by a small current, which is linear enough to test 14-bit ADCs. The second design is in a relaxation oscillator architecture. It is linear enough to test up to 12-bit ADCs. The two designs have been ...
متن کاملA 65nm CMOS Ramp Generator Design and its Application Towards a BIST Implementation of the Reduced-Code Static Linearity Test Technique for Pipeline ADCs
This work presents an efficient on-chip ramp generator targeting to facilitate the deployment of Built-In Self-Test (BIST) techniques for ADC static linearity characterization. The proposed ramp generator is based on a fully-differential switched-capacitor integrator that is conveniently modified to produce a very small integration gain, such that the ramp step size is a small fraction of the L...
متن کاملTest Strategies for Embedded ADC Cores in a System-on-Chip, A Case Study
Testing of a deeply embedded mixed-signal core in a System-on-Chip (SoC) is a challenging issue due to the communication bottleneck in accessing the core from external automatic test equipment. Consequently, in many cases the preferred approach is built-in self-test (BIST), where the major part of test activity is performed within the unit-under-test and only final results are communicated to t...
متن کاملRecon gurable Data Converter as a Building Block for Mixed-Signal Test
A recon gurable data converter (RDC) that can be con gured to a number of ADCs and DACs having different speeds and resolutions for testing mixed-signal systems is proposed. It can be used as a building block in mixed-signal boundary scan or built-in self test (BIST) techniques. The RDC can also be con gured as random noise generators and used as test stimuli in BIST. Since the required area of...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2001